This paper presents an event-driven algorithm and its symbolic implementation for the analysis of power and ground bus networks. The algorithm uses frequency domain techniques and moment matching approaches based on Pad e approximants to estimate the transfer function at each node in the P G network. Afterwards, the transient w aveforms are extracted for each node. The process requires repetitive simulation of a linear and time-variant from one time event t o the next circuit model for the P G network which is the reason a symbolic implementation was produced. The P G network is modeled by a hierarchical combination of mesh and tree structures that are composed of a collection of RC--segments and pulldown or pullup switches. The switches are symbolically represented by Boolean variables and a compiled symbolic code is generated only once for each P G network. The transient w aveforms are then produced by repetitive e v aluation of the symbolic output. The results show that the symbolic implementation is an order of magnitude faster, with reasonably good accuracy, than using a traditional analog circuit simulator like SPICE.
Introduction
Switching activity in VLSI circuits introduces transient currents in the power and ground P G buses. These currents produce two major e ects: voltage drops across the buses and high current densities leading to electromigration of metal atoms. Excess voltage drops can manifest themselves as glitches on the P G buses and can cause unacceptable circuit performance either due to reduced switching speed or by causing unwanted signal transitions. Electromigration places a limit on the useful lifetime of a chip, and if not properly accounted for, can present serious reliability problems. One mechanism that is frequently used by designers to overcome both of these problems is to selectively widen the wires in the P G network.
Even for a xed set of P G network parameters such as wire widths, the problem of accurately identifying the worst case scenario is a di cult one and requires repeated simulations to determine the worst-case set of events that cause the largest voltage drop and or susceptibility t o electromigration. For the diagnosis of these problems, it is essential to nd fast but accurate techniques to simulate the network repeatedly. Moreover, the procedure of optimizing P G buses to control voltage drops and electromigration problems requires repeated simulations under di erent sets of parameters.
A procedure, like the one presented herein, that requires repeated simulations is a good candidate for the application of symbolic analysis. This paper applies symbolic analysis using moment-matching approaches based on Pad e approximants to speed up the computation. Our work produces a compiled code for a given circuit structure and enables a designer to run this compiled code with various values of the circuit parameters namely, any list of switching events and any set of widths of the wire segments.
Traditionally, symbolic circuit analysis methods have focused on nding transfer function solutions for general circuits. Several symbolic simulators exist, such a s SNAP 1 , FLOWUP 2 , ISAAC 3 , ASAP 4 , BRAINS 5 , SYNAP 6 , SSPICE 7 , MASSAP 8 , SCAPP 9 , EASY 10 , and SAPWIN 11 , in addition to programs in 12,13 . These programs can be used to generate the initial transfer functions for the P G networks. However, the P G network, as modeled herein, is a circuit with a speci c mesh tree topology and a speci c transfer function construct. An application speci c symbolic analyzer was developed in order to eliminate the overhead associated with the use any of the above mentioned general symbolic simulators and provide an e cient solution mechanism for this speci c problem. Another major di erence between the general purpose program and the implementation here is in the goal and usage of the transfer function approximations. While some of the general purpose programs use approximation algorithms to produce a visually" interpretable transfer function 14 17 , these approximations are centered around speci c component v alues and are not necessary optimal for accurate numerical evaluations over a large range of component v alues. The goal of the symbolic analysis in this paper is to produce an approximation that is valid over a large range of component v alues and one that is optimal for the repetitive e v aluation process needed to produce the ultimate numeric solution. The visual" nature of the nal transfer function is of no value here due to the large sizes of P G networks. Hence, a sequence of expressions approach w as used to generate the symbolic code in order to maintain the accuracy of the functions with a linear growth in the number of arithmetic evaluations in the generated code 9, 13 . A further di erence between general purpose symbolic analysis programs and the algorithm reported herein is in the way that the time-variant P G network is handled. General symbolic analysis programs operate on xed topology time-invariant circuits. Our work provides the ability to include Boolean switches that re ect changes in the P G circuit topology between events.
The moment-matching techniques for circuit analysis based on Pad e approximants, which are used in this work, gained popularity after the publication of the Asymptotic Waveform Evaluation AWE approach 18 . Unlike traditional approaches such as SPICE that perform a full numerical simulation of the circuit, moment-matching approaches view the circuit as a high order control system. Realizing that the control system is dominated by a small number of poles for many applications, these methods approximate the exact transfer function of the circuit by a reduced order transfer function that captures the e ects of these dominant poles. While no theoretical guarantees of accuracy or stability exist, it has been seen practically that moment-matching approaches have been hugely successful in approximating large interconnect systems 19 .
The problem of P G bus simulation is well suited to the application of moment-matching methods. Due to the presence of a large number of switches changing state at di erent times, the voltage waveforms at any given node can assume a very complex shape. Consequently the analysis of these waveforms is often a computationally intensive process. Previous work in 20, 21 has used AWE macromodels in optimizing supply networks using a coarse grid for distribution, with consideration of substrate e ects. However, this approach w as used only to design the uppermost distribution network and not the entire network.
Various algorithms and simpli ed device models for power ground buses that o er faster but less accurate results have been explored in the past. Some of these techniques utilize the fact that most P G networks tend to be tree-like structures so as to allow the use of path tracing algorithms for e ciency 22,23 ; these techniques assume resistance-only models for the network. The e ciency is also improved by using pre-characterized current models for gates 24 26 . In addition to these methods, which relied on the user to specify the worst-case pattern, some pattern independent approaches were proposed in 27 29 . The proposed approach presents a fast yet accurate simulation technique that relies on designer input for the worst case switching patterns. This method incorporates the e ect of wire capacitances and decoupling capacitances in the network and the fact that these could have nonzero initial conditions during simulation. For e cient simulation of such situations, we present an approach that augments the path-tracing techniques used in, for example, 30,31 to incorporate the e ects of nonzero initial conditions without explicitly considering the circuit as a multiport network with a source corresponding to each initial condition.
Modeling P G buses
The procedure for the design of power buses and ground buses that convey the V dd and GND signals, respectively, across the chip are essentially symmetric problems. In other words, it is enough to develop a solution technique for one of these, and the analysis technique for the other will be performed in a similar manner. This is under the assumption that the performance of the P G network is dominated by the charge discharge current and the short-circuit currents have negligible e ects. We do not consider the e ect of the substrate and the package in our model. The proposed model can incorporate the e ects of wire widths and decoupling capacitances for any given topology that follows the general style of an overlying mesh with underlying trees. Due to the symmetry described above, we generically refer to the problem as the P G bus problem. In our descriptions, we will chie y focus on the design of ground buses, realizing that power buses may be designed in like fashion.
In large integrated circuits, the P G buses may support a number of switching elements, each of which draws current from the power bus, or injects current into the ground buses during transitions. Hence P G buses are best modeled as a network of wire segments with one or more switches connected to each contact point. While tree-based P G topologies are easy to analyze, their performance in terms of avoiding voltage drop and electromigration is not as goodas mesh topologies. On the other hand, dense mesh topologies occupy large routing areas. An approach that is frequently used, which combines the advantages of both topologies, is to build an overlying mesh over the area of chip to distribute the P G signals, and to feed these signals locally using underlying local tree structures, as shown in Figure 1 . Each wire on the mesh or tree structure in a P G bus can be modeled as a set of connected segments, with each segment modeled using lumped RC parameters as a L-element, -element or T-element 32 . In this work the individual segments are modeled as -elements as shown in where l s and w s are the length and the width of the segment, and the parameters , and are the sheet resistance persquare, sheet capacitance persquare and the fringe capacitance perunit length of the metal layer that is being used for routing the P G buses. The segments are connected at contact points nodes. The size of the individual segments is decided based on the accuracy desired, and also the location of the contact points. Speci cally, a contact point must always be located at the end of one or more segments. To model the current drawn by gates, we rst reduce each gate to an equivalent inverter whose NMOS transistor represents the worst case pull-down, while the PMOS transistor represents the worst case pull-up of the gate. For the case of the ground net the power net can be handled similarly, the pull-down is modeled as a switch as shown in Figure 3 . When turned on, this switch connects a charged capacitor to the ground net, thereby injecting a discharge current through it. The switches are connected to the ground net at the prespeci ed contact points, and are controlled by a Boolean control variable that determines whether the switch i s o n o r o . The switch is modeled as a zero resistance when turned on, and zero conductance when turned o . Using the above models for switches and the segments, the ground bus can be represented by a network of -elements connected between a pair of contact points, and a set of switches connected to the speci ed contact points. This is shown in Figure 4 . The switches are assumed to be turned on or o at various time points, as described by a user-speci ed event list. The time points are graphically shown in Figure 5 , and information on which a speci c switch is being turned on or o at each time instant not shown in the gure is also speci ed by the user. The remainder of this section will summarize the AWE procedure; for further details, the reader is referred to 33 . We begin with a modi ed nodal equation description for a circuit of the type: C _ xt + Gxt = et 1 where C;G 2 R nn , x; e 2 R n , where n is the number of modi ed nodal variables in the circuit. To begin with, we will assume that the circuit has zero initial conditions and a single excitation; our work shows how this assumption can be relaxed to handle circuits with nonzero initial conditions. Without loss of generality, w e will also assume that the excitation is applied at node 1.
Moment generation
The rst step involves the generation of the moments, i.e., the terms in the Maclaurin series It should be noted that G can be LU-decomposed once to solve for m 0 and the higher order moment vectors can then be generated by forward and backward substitutions.
Generating system approximations
The form of a one-input-one-output transfer function having Q poles can be described as where the polesp j approximate the set of dominant poles andk j their residues. This is referred to as an M= N Pad e approximant. The coe cients of this reduced order approximation can be computed by matching them with the moments of the original transfer function. The procedure for calculating the poles and residues for a general circuit is described in 18,33 .
Outline of the Solution
The input to the problem is a given P G network topology and various technology parameters. The P G network is modeled by RC sections as described is Section 2, with switches connected to the tree corresponding to gates that make transitions. The switches undergo state changes at pre-de ned time points and the objective is to compute the time domain voltage waveform at each node for the speci ed time period. The procedure can be divided into two steps that are executed every time one or more switch turns on or o : 1 A set of equations of the form G + sCVs = Js 8 is solved. An e cient path tracing algorithm that exploits the structure of the P G network is used to obtain Vs, a Maclaurin series approximation in the frequency domain to the actual voltage.
The objective here is to produce a compiled code containing the symbolic expressions that describe the circuit topology. The symbolic expressions are generated in sequence of expressions format in order to minimize the numberof arithmetic operations needed for the code evaluation. It has been shown that for linear circuits, which is the case here, the number of symbolic variables grow linearly with the size of the circuit if a hierarchical sequence of expressions format is used in contrast to an exponential growth if a single expression transfer function is generated 9 , 13 . Once this code is generated, the user may specify a set of parameters any event list and any set of wire widths and execute this code for those speci ed parameters. Due to the fact that the actual analysis is only performed once on the network and the repetitive n umerical evaluations are performed using the symbolic code, this method is faster than repetitive full SPICE simulations on the same network. The results presented in Section 6 support this claim.
We will now describe the algorithm that is embedded within the compiled code. The algorithm is event-driven, with events speci ed at the time points at which one or more switch c hanges state. The events are user-speci ed, and the rst task of the algorithm is to construct a list of time intervals during which there is no switching activity. All switches that switch at the same time point are grouped together and placed at the beginning of a new interval that is inserted in the interval list. This new interval now spans the period between the speci ed time point of the current set of transitioning switches to the next switching activity in the circuit. For instance, for the switching activity depicted in Figure 5 , the interval list is f0; t 1 ; t 1 ; t 2 ; t 2 ; t 3 g .
The current injected in the ground net of a CMOS circuit is essentially a transient current that is the e ect of the load capacitances discharging into the ground net through the pull-down logic. The peak of this current is therefore directly related to the initial voltage across the load capacitance when the pull-down comes on. With multiple switching activities occurring at di erent instants of time, it is essential to take into consideration the initial conditions on all the load capacitances which inject current in the ground net. A similar argument holds for the power bus except that the current injected is negative, and so is the initial condition with respect to the power supply voltage. In addition, the capacitance of the P G buses can retain a voltage above the actual ground, which should be taken into consideration.
The simulation now proceeds one interval at a time, starting from the rst interval until the last, updating the corresponding switch states while moving from one interval to the next. The procedure is best explained through the example of Figure 5 , where time points t 1 ; ; t 10 are the points at which one or more nodes in the P G net change states. The procedure begins at time 0, with all the initial conditions set to 0, and each switch i s e v aluated to determine if its state has changed. The interval 0; t 1 is then processed to compute the transient v oltages at all nodes during that interval. At t 1 , the nal conditions due to the transient response in the previous interval are computed and are used as the initial conditions for the next interval. The new state of each switch that changes states is set, and the simulation progresses with these updated switch states and computed initial conditions for the interval t 1 ; t 2 . The procedure continues until all the intervals are processed.
The outline of the algorithm is given in Figure 6 . S is the set of switches connected to the P G bus topology T, and E = fe 1 ; ; e m g is the set of all the segments in T, as shown in Figure 4 . I = fi k j k = 1 I max g is the interval list, consisting of a total of I max intervals, where i k is the k th interval. Associated with each interval i k of time span t k is a subset of switches s k S that change at the beginning of i k to the new state p k = fStatej 8 j 2 s k g. In this work, we h a ve assumed a P G topology consisting of a mesh that globally covers the circuit and drives a set of trees for local distribution. This idea was described earlier in Figure 1 , and the algorithm proceeds in three stages:
Reduction of the trees The trees are reduced to Pad e-approximated Norton equivalents. This is shown in Figure 7b , where each of the subtrees T 1 through T 6 from Figure 7a have been reduced to their equivalent admittances and current sources.
Solving the mesh The modi ed nodal formulation is then applied to solve for the Pad e approximation for the voltage at each node in the mesh.
Propagating waveforms down the trees The computed voltages at the mesh nodes are propagated down the tree to compute all voltages within the tree. 
Reduction of the trees
This section discusses in detail the computation of moments of the voltage at any given node by recursively reducing the subtrees rooted at the given node n to an admittance Y T i n and a current source J T i n, where Y T i n is the equivalent admittance of the subtree T i , as seen from node n, to the ground, and J T i n is the combined e ect of all the switch elements in the given subtree T i . The equivalent current sources and admittances are computed for every node in linear time using a path tracing algorithm that will bedescribed shortly. Note that the Y T i 's and J T i 's are symbolic expressions in terms of the Boolean variables that control each switch whose values are set at run-time by the user-speci ed event list and the wire widths.
The algorithm proceeds from the leaf-nodes, which are the contact points at the terminating segments of the ground net. A terminating segment e t of a tree T is a segment that connects exactly one contact point leaf node to the rest of the ground net. That is, a leaf node could have zero or more switches but exactly one segment connected to it, as shown in Figure 8 . The admittance Y n, which is the equivalent d o wnstream admittance at node n as seen from edge e t , is the sum total admittance of all the switches connected to n, and the current source Jn represents the equivalent current source corresponding to the total e ect of all the switches connected to node n. The equivalent devices Jn and Y n can be computed using Norton's theorem, which states that any t wo port network can be replaced by an equivalent current source which is the short circuit current that ows through the two ports, and an equivalent admittance, which i s t h e admittance of the network as seen from the ports, with all the voltage sources shorted, initial conditions set to zero, and current sources removed from the network. The equivalent current source of a single switch i with resistance R d , connecting a load capacitance C L to the network, is given by:
The admittance of a closed switch is equal to the combined admittance of the driving resistance R d and the load capacitance C L :
The moments of Y i can be computed using a Maclaurin expansion as
The total downstream admittance at node n as seen from segment e t is, In the next step, the e ect of the equivalent current sources is propagated to every node in the network. To illustrate the recursive step of moving up the tree, consider a terminating segment e t in the ground network, connecting a single contact point u to the rest of the network, rooted at v. This is depicted in Figure 9 . Given that the equivalent admittance and current source of all the switches connected to the terminating side of e t are given by Equation 13 and Equation 14 , as applied at node u, the admittance and the equivalent current source, as seen into the edge e t from node v is computed as follows. The equivalent admittance at v can becomputed based on the method used in REX 34 , an algorithm for handling trees with zero initial conditions. Thus, we say that the equivalent admittance and current source have been propagated from node u to v. It should be noted that although we have so far only considered the case where switches are connected to leaf-nodes, switches can, in general, be connected to any node. In cases where a node u has more then one segment and or multiple switches connected, the switches are processed in a similar manner, except that the admittance and current source can bepropagated when all downstream edges have been processed.
Solving the mesh
In general a mesh M comprises p segments me 1 ; ; m e p , and q mesh nodes mn 1 ; ; m n q , with a local tree T mn i rooted at each n o d e mn i , where the pre x m on each of these indicates that the node or edge lies on the mesh. The problem is to compute all the mesh node voltages V mn i ; i = 1 ; ; q , and then use the solution to compute the voltages at all the internal nodes within the subtrees.
Using the technique presented above, the trees T mn i can bereduced to an equivalent admittance is the combined conductance matrix of the mesh segments and the resistive components of subtree admittances. The above sets of linear equations are used to compute the voltages at the mesh nodes.
The matrix G 0 can be LU-factorized while solving for V 0 and the subsequent moments can be computed by computing the RHS and performing one forward and backward substitution. Since, as mentioned before, the order of G 0 is typically much smaller than the total number of nodes in the circuit, the solution for the mesh voltages can befound cheaply for the proposed supply network structure.
Propagating waveforms down the trees
The solution obtained from Equation 20 is used to set the node voltages to the computed value. These values are used to recursively compute the voltage at each of the internal node in the local trees. The procedure is explained below.
Consider a subtree T mn k rooted at the mesh node mn k . Let the calculated voltage at mn k beV mn k . Then the current i n Y mn k is given by,
Imn k is the total current o wing into the subtree T mn k . T mn k is progressively decomposed into multiple subtrees, and the current owing into each of the subtrees is calculated as a fraction of Imn k . For example, if the node mn k was connected to r edges in the tree T mn k as shown in Figure 10 , then the tree T mn k can be decomposed into r subtrees fT 1 ; ; T r g rooted at mn k . The current o wing in the subtree T i will be given by
where Y T i mn k is the admittance of the subtree T i , as seen from node mn k . The individual subtree currents are used to determine the voltage at the nodes connected to mn k by computing the voltage drop across the branches and subtracting from V mn k . That is, given a segment e j connecting the nodes mn k and n j , and given that the current through the subtree rooted at node mn k and includes e j is computed as I T j mn k from Equation 23 , the voltage at n j is given by V n j = V mn k , I T j Re j 24 where Re j is the resistance of the edge e j .
This process is continued until the voltages at all the nodes in the tree T mn k have been Table 1 : Execution time comparisons with HSPICE the initial condition. The moments are used to generate these N=N P ad e approximations at each node using the methods described in Section 3 B, which is then used to generate the time domain approximations for the given interval.
Experimental results
The symbolic algorithm was implemented in C++, and the results on several interconnect meshes were tested. We used the commercial simulator, HSPICE 36 , to analyze the speed and accuracy of our approach. In the experiments shown here, the compiled code rst attempts a fourth order Pad e approximant a t each node. It has been observed in the literature that for interconnect circuits, reducing the order of Pad e approximants usually improves the stability of the solution Chapter 5 of 33 . If the fourth order approximation is unstable, then successive lower order approximations third order, second order, etc. are attempted until a stable approximant is found; the stability is tested by applying the Routh-Hurwitz criterion 35 . Our experimental results showed that the program was never required to go below a second order approximant. The advantage of using approximants of at most order 4 is that closed-form formul can beused to calculate the roots of the transfer function denominator. We tested the use of higher order approximants, but observed that these did not improve the accuracy signi cantly and increased the execution time substantially. This increase is attributable to the slower iterative techniques that must beused to nd the roots of equations of order 4. The CPU time of applying this method to ve circuits, Circuit 1 through Circuit 5, of various sizes, are shown in Table 1 . The quantity T C O M P I L E refers to the CPU compile time for the generated code, T SIM shows the time required for one simulation of our compiled code, and T S P I C E represents the simulation time required by HSPICE. A plot of the simulation time for each run after the code has been compiled against the circuit size is shown in Figure 11 . For a fair comparison, the same switch models were used in HSPICE as for our program, i.e., each switch was represented as a resistor and a capacitor, rather than by a transistor.
To illustrate the accuracy of this method, Figures 12 through 15 show the waveform at two nodes for circuits Circuit 1 and Circuit 5, respectively using the switch model for both our method and for HSPICE.
A more realistic measure of the accuracy can be obtained by comparing the transistor model used for HSPICE with the switch model for our method, using an equivalent linear resistor that is equivalent to the transistor. Due to the nonlinearities associated with the transistor, it was infeasible to simulate large networks using HSPICE in a reasonable time. We show a comparison of the waveforms from our approach with the HSPICE waveforms at di erent nodes in Circuit 1, a 20-node network, in Figures 16 through 19 . From the waveforms, it is clear that the match b e t ween the results of our approach and HSPICE is very good. amenable to symbolic analysis since the P G network of each c hip must be repeatedly analyzed by designers under di erent parameters and event sets before an optimal design is achieved. Experimental results show that it achieves improvements of more than an order of magnitude over SPICE in terms of execution time. The results generated by the algorithm are observed to be as accurate as SPICE at many nodes within the network. At other nodes where it is not as accurate, such a s the waveform shown in Figure 15 , it tracks the peaks correctly and captures the behavior of the highest peaks with a good degree of accuracy. This symbolic algorithm is very well suited for use in an optimization environment, where a good tradeo must be made between speed and accuracy. 
